Как мы работаем
По сертификату
"военный регистр"
"военный регистр"
Только с Юр. Лицами,
мелкий и крупный опт
мелкий и крупный опт
Цена по запросу
74LVC373APW,112, Latch Transparent 3-ST 8-CH D-Type 20-Pin TSSOP Bulk
Standard and Specialty Logic\Standard Logic\Latches
| Absolute Propagation Delay Time (ns) | 20.3 |
| Automotive | No |
| Bus Hold | No |
| ECCN (US) | EAR99 |
| EU RoHS | Compliant |
| Latch Mode | Transparent |
| Lead Shape | Gull-wing |
| Logic Family | LVC |
| Maximum High Level Output Current (mA) | -24 |
| Maximum Low Level Output Current (mA) | 24 |
| Maximum Operating Supply Voltage (V) | 3.6 |
| Maximum Operating Temperature (°C) | 125 |
| Maximum Propagation Delay Time @ Maximum CL (ns) | 3.4(Typ)@2.7V|2.9(Typ)@3.3V |
| Maximum Quiescent Current (uA) | 40 |
| Minimum Operating Supply Voltage (V) | 1.2 |
| Minimum Operating Temperature (°C) | -40 |
| Mounting | Surface Mount |
| Number of Channels per Chip | 8 |
| Number of Elements per Chip | 1 |
| Number of Input Enables per Element | 1 |
| Number of Inputs per Chip | 8 |
| Number of Output Enables per Element | 1 |
| Number of Outputs per Chip | 8 |
| Number of Selection Inputs per Element | 0 |
| Output Type | 3-State |
| Package Length | 6.6(Max) |
| Package Width | 4.5(Max) |
| Packaging | Bulk |
| Part Status | Obsolete |
| PCB changed | 20 |
| Pin Count | 20 |
| Polarity | Non-Inverting |
| PPAP | No |
| Process Technology | CMOS |
| Propagation Delay Test Condition (pF) | 50 |
| Set/Reset | No |
| Standard Package Name | SO |
| Supplier Package | TSSOP |
| Tolerant I/Os (V) | 5 |
| Type | D-Type |
| Typical Operating Supply Voltage (V) | 1.8|2.5|3.3 |
| Typical Quiescent Current (uA) | 0.1 |
Похожие товары
Цена по запросу
Цена по запросу
Цена по запросу
Цена по запросу
